ABSTRACT
INTRODUCTION
In modern VLSI systems, power dissipation is the critical limiting factor for more complex circuits. According to the Landauer's principle [1] , every conventional combinational circuit dissipates KTln2 Joules of energy for one-bit loss of information, where k is Boltzmann's constant (1.3807 x 10 -23 joules per Kelvin) and T is absolute temperature. Reversible computation [2] , is a research area having characteristics that are both forward and backward computations. In ideal cases, these circuits have zero information loss. Therefore, reversible computing is an appealing solution in the design of energy efficient circuits, which have low power dissipation.
Reversible logic
Reversible logic is a very forthcoming approach of logic synthesis for power reduction in future computing technologies. Most of the gates used in digital design are not reversible for example AND, OR, EXOR gates do not perform reversible operation. A reversible gate/circuit can generate unique output vector for corresponding input vector i.e. one to one mapping is between input and output vectors. Therefore, out of all commonly used gates NOT gate is the only reversible gate with one input and one output (1×1).
A basic structure of reversible gate is shown in figure 1 . A gate/circuit is said to be reversible if it follows the below characteristics. • A reversible logic gate must have equal number of input and output vectors i.e. 2×2, 3×3, 4×4 ... n×n.
• For each input pattern, there must be a unique output pattern.
• Each output must be used only once.
• Loops and feedbacks are not permitted in reversible designing.
Reversible Gates
Reversible gate is an n input and n output logic function, which has one to one correspondence between the inputs and outputs. There exists many number of reversible gates at present [3] , the simplest reversible gate is NOT (1×1) gate. Feynman gate, which is also known as controlled NOT gate, is an example for 2×2 gates. Fredkin, Toffoli, TR and Peres gates are the 3×3 reversible gates. Any reversible gate is realised by using 1×1 and 2×2 reversible gates by which the quantum cost of the gate is calculated. A reversible gate also satisfies the following performance parameters.
Constant input:
This refers to the input, which is maintained as constant at either 0 or 1 in order to attain appropriate logic function.
Garbage output:
The output of a gate, which is not given as the input of another gate, is referred as garbage output. For better performance, number of garbage outputs must be less.
Quantum cost:
Quantum cost refers to the cost of the circuits in terms of the cost of primitive gates, i.e. the number of primitive gates such as 1×1 and 2×2 required for the realization of a reversible gate/circuit. VHDL and verilog are the coding techniques used to implement reversible gates/circuits in HDL designing and Xilinx ISE simulator. Many number of reversible adders, subtractors, multipliers and ALUs are implemented by using these coding techniques. Mentor graphics tools is one of the backend techniques to implement and simulate the circuits in transistor level. Here the reversible gates and circuits are implemented in CMOS and pass transistor logic [4] and compared with each other. Any logic expression can be implemented by using CMOS logic family, which contains PMOS and NMOS transistors as pull up and pull down networks respectively. To obtain a logic function it has to design the inversion of that function, because CMOS is inversion logic. In pass transistor logic, the source input is passed to drain output if gate input of PMOS is zero, or if the gate input of NMOS is one. Figure 2 represents the Feynman gate, which realises XOR gate with a garbage output 'A'. If B='0' it duplicates the input 'A' and if B='1', then it inverts the input 'A' to the output Q. Figure 3 shows the CMOS realisation of Feynman gate, the first output P is a buffer from the input A, and to make the input 'A' pass through the output 'P' simply the gate of transistor is grounded. The second output is a XOR function and 12 tran implement the XOR function.
TRANSISTOR REALISATION OF REVERSIBLE GATES

Feynman gate
Figure
The pass transistor realisation of Feynman gate is shown in figure 4 . Consider inputs as a='1' and b='1', then the transistors Q 2 , Q Vdd value '1' is directly passed to the output 'p' and the ground value '0' is passed to q. So, p='1' and q='0'. Figure 3 shows the CMOS realisation of Feynman gate, the first output P is a buffer from the input A, and to make the input 'A' pass through the output 'P' simply the gate of transistor is grounded. The second output is a XOR function and 12 transistors required to Figure 3 shows the CMOS realisation of Feynman gate, the first output P is a buffer from the input A, and to make the input 'A' pass through the output 'P' simply the gate of PMOS pass sistors required to
The pass transistor realisation of Feynman gate is shown in figure 4 . Consider inputs as a='1' and are OFF. So the Vdd value '1' is directly passed to the output 'p' and the ground value '0' is passed to the output
Peres gate
The figure 5 redkin gate is shown in figure 9 . The first output of the Fredkin ffer of the first input. So, a PMOS transistor with grounded gate is used. The second output Q=A'B+AC and the third output R=AB+A'C are realised by the pull up and pull down networks with PMOS and NMOS transistors respectively. The pass transistor realisation of F a='1', b='0', c='1'. Since a='1', transistors Q the output p='1'. The input 'c' is passed through the transistor Q passed through the transistor Q 6 . S Figure 11 represents the TR gate with A, B, C as inputs and P, Q=A⊕B and R=AB'⊕C. This gate shows the CMOS realisation of TR gate.
TR gate
Fig
The first output of the TR gate is bu gate is used. The second output is a XOR function so an XOR gate is realised using 12 transistors and for the third output an AND function of first two inputs having XOR with the third input is realised. The first output of the TR gate is buffer of the first input. So, a PMOS transistor with grounded gate is used. The second output is a XOR function so an XOR gate is realised using 12 transistors and for the third output an AND function of first two inputs having XOR with the third input is MOS transistor with grounded gate is used. The second output is a XOR function so an XOR gate is realised using 12 transistors and for the third output an AND function of first two inputs having XOR with the third input is
The pass transistor realisation of TR gate is shown in figure 13 . Consider the inputs are a='1', b='1', c='0'. Since a='1' the transistor Q 1 is OFF and Q 2 is ON. So the output p='1'. Since a='1' and b='1', Q 4, Q 8 are ON and Q 3 , Q 7 are OFF. So the ground value '0' is passed through Q 4, Q 8 then the output q='0'. Since a='1', b='1' and c='0', then Q 6, Q 9, Q 12 are ON and Q 5, Q 10, Q 11 are OFF. So the ground value '0' is passed through Q 10 , Q 12 then the output r='0'.
TRANSISTOR REALISATION OF REVERSIBLE CIRCUITS
Reversible circuits are implemented using the reversible gates only. There are many designs of one bit full adder/subtractor circuits [5, 6] . Here, two designs of full adder/subtractor use 8 and 4 gates respectively. In this work these designs are implemented in CMOS and pass transistor logics using Mentor graphics tools. Figure 14 shows a one-bit reversible adder/subtractor [7] using three Feynman gates, two Peres gates, two TR gates and one Fredkin gate. A control input is given to switch between adder and subtractor. If control input is '1' addition is performed else if it is '0' subtraction is performed. 
One-Bit Reversible full Adder/Subtractor
Four-bit ripple carry adder/subtractor
By using the one-bit adder/subtractor, a four-bit ripple carry adder/subtractor [9] is implemented as shown in figure 16 . A control signal is given to all the full adder/subtractor circuits by duplicating the signal using Feynman gates. 
Carry skip adder
Carry skip adder [10, 11] provides Look Ahead adder). In carry skip adder the delay is reduced adder if one of the operand is '1' and the other one is '0' then the carry input is equals to carry output of that full adder. Therefore in such cases of n bit adder the carry in of the first stage directly propagate to the last stage, so delay is reduced, so it is also known as carry bypass adder. The figure 17 represents the conventional model of a four bit carry skip adder. If the propagate P i =X i ⊕Y i is 1 then it provides an alternative path for the incoming carry signal to block the carry out. Therefore, delay is reduced. Here an eight-bit CSA is implementing using full adder and verified in transistor level
Double Peres Gate
Double Peres gate, which is shown in figur two garbage outputs. It is a 4×4 reversi outputs.
International
In carry skip adder the delay is reduced due to carry computation. In a is '1' and the other one is '0' then the carry input is equals to carry Therefore in such cases of n bit adder the carry in of the first stage the last stage, so delay is reduced, so it is also known as carry bypass adder. The figure 17 represents the conventional model of a four bit carry skip adder. If the propagate is 1 then it provides an alternative path for the incoming carry signal to block the carry out. Therefore, delay is reduced. 17 . A four-bit conventional carry skip adder is implementing using Double Peres gate, which can individually acts as and verified in transistor level.
, which is shown in figure 18 , can work singly as a reversible full adder with It is a 4×4 reversible gate with A, B, C and D as inputs and P, Q, R and S as to the circuit and verified the addition and a compromise between a ripple carry adder and a CLA (Carry computation. In a full is '1' and the other one is '0' then the carry input is equals to carry Therefore in such cases of n bit adder the carry in of the first stage the last stage, so delay is reduced, so it is also known as carry bypass adder. The figure 17 represents the conventional model of a four bit carry skip adder. If the propagate is 1 then it provides an alternative path for the incoming carry signal to block the carry dividually acts as singly as a reversible full adder with inputs and P, Q, R and S as
The outputs are P=A, Q=A⊕B, R=A the third input of the DPG gate must be zero. Table 1 gives the truth table for B, R=A⊕B⊕D and S= (A⊕B)D⊕AB⊕C. To act as a full adder of the DPG gate must be zero. Table 1 gives the truth table for DPG.   Table 1. Truth table of Table 2 and table 3 give the comparisons between the CMOS and pass transistor realisations of Feynman gate and Peres gate respectively. The power dissipations of the gates for different voltages 23 and it is observed that power dissipation of the gates is optimised in pass transistor realisation compared to CMOS technique. Table 4 and table 5 give the comparisons between the CMOS and pass transistor realisations of Fredkin gate and TR gate respectively. are graphically represented. By observing the figure 26 gates is optimised in pass transistor realisation compared to CMOS technique. 
RESULTS
Simulation results of Feynman and Peres gates
Simulation results of Fredkin gate and TR gate
Physical realisation of one
The figure 27 gives the simulation design of one then it performs addition operation The simulation results of adder are outputs are sum=0 and carry=1. Table 6 gives the comparisons between the CMOS and pass transistor realisations of one-bit full adder/subtractor designs. The power dissipations of the adders and subtractors for different transistor sizes are represented in figures 31 and figure 32 respectively. Figure 33 gives the simulation design of four is '0' four bit addition is performed and if the control is '1' four bit subtraction is performed. The simulation results are shown in then addition is performed and the "1001", Cin='0' and ctrl='1', then subtraction is performed is the barrow out. Table 7 gives the comparisons between the CMOS and pass transistor realisations of four ripple carry adder. The power dissipation of the adder is optimised in pass transistor realisation compared to CMOS technique.
Simulation results of four bit ripple carry adder/subtractor
International Journal of VLSI design & Communication Systems (VLSICS) Vol. 5, No.6, December 2014 it is known that power dissipations of the circuits are optimised in pass transistor realisation compared to CMOS technique.
gives the simulation design of four-bit ripple carry adder/subtractor. If the control input four bit addition is performed and if the control is '1' four bit subtraction is performed.
Simulation design of four-bit ripple carry adder/subtractor simulation results are shown in figure 34. If A= "1100", B= "1001", Cin='0' and ctrl= the result is "10101". The MSB is the carry out. If A= , Cin='0' and ctrl='1', then subtraction is performed and the result is "00011
Simulation results of four-bit ripple carry adder/subtractor Table 7 gives the comparisons between the CMOS and pass transistor realisations of four ripple carry adder. The power dissipation of the adder is optimised in pass transistor realisation , Cin='0' and ctrl='0', . The MSB is the carry out. If A="1100", B= 00011". The MSB Table 7 gives the comparisons between the CMOS and pass transistor realisations of four-bit ripple carry adder. The power dissipation of the adder is optimised in pass transistor realisation If the operand A is given as "00011001" and operand B is given as "11101010" and Cin as '0', then the output of CSA is "100000011" as shown in the figure. The MSB is the carry out bit of CSA. Table 8 gives the comparison between the conventional and reversible logic realisations of eight-bit carry skip adder. The number of transistors required for the design is less in reversible logic, so the designing area of the circuit is reduced and as per Landauer's principle, the power dissipations of reversible circuits are low compared to conventional designs. By observing the table it is observed that power dissipation of the circuit is optimised in reversible logic compared to conventional Carry Skip Adder.
Simulation results of Eight
CONCLUSION
The reversible logic gates and circuits are implemented in transistor level with CMOS and pass transistor logics and compared their performance by varying the transistor length and widths for different supply voltages. A four-bit reversible adder/subtractor is implemented and an eight-bit carry skip adder is verified with the conventional circuit using Mentor graphics backend tools and compared with each other. For different values of length/widths of transistor the outputs of CMOS are good but it uses large number of transistors. Number of transistors and the dissipating power are optimized in pass transistor logic compared with the CMOS logic. But, only for the high values of length/widths of the transistors the pass transistor circuits gives efficient outputs. One of the techniques for implementing the transistor level circuits to overcome these problems is Transmission gate logic.
